

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	CPU HYPER TRANSPORT
05	CPU DDRIII MEMORY
06	CPU CONTROL
07	CPU POWER & GND
08	DDRIII CHANNEL A
09	DDRIII CHANNEL B
10	RS880 HT-LINK I/F
11	RS880 PCIE I/F
12	RS880 SYSTEM I/F
13	RS880 STRAP ,SPMEM
14	RS880 POWER & GND
15	ICS9LPRS477
16	ATI SB710 PCIE/PCI/CPU/LPC
17	ATI SB710 ACPI/USB/GPIO/AUDIO
18	ATI SB710 SATA/SPI/IDE/HWM
19	ATI SB710 POWER & GND
20	PCI EXPRESS x16 ,x1
21	PCI SLOT 1, 2
22	RGB Connector
23	IDE ,FDD ,HDMI ,DVI Connector
24	COM/LPT/F_USB
25	ALC889A

[illegible]

**Model Name:GA-MA785GMT-UD2H**

### Component value change history

**Version: 3.3**


**P-Code: U97028-0**

[illegible]


**Circuit or PCB layout change for next version**

[illegible]

# RS880 CUSTOMER DESKTOP REFERENCE DESIGN



L0\_CADIN\_L[0..15] < L0\_CADIN\_L[0..15] 10  
L0\_CADIN\_H[0..15] < L0\_CADIN\_H[0..15] 10  
L0\_CADOUT\_L[0..15] < L0\_CADOUT\_L[0..15] 10  
L0\_CADOUT\_H[0..15] < L0\_CADOUT\_H[0..15] 10




CPU\_VDD\_RUN = VCORE  
CPU\_VDDA\_RUN = VDDA25  
VLDT\_RUN = VCC12\_HT  
CPU\_VDDIO\_SUS = DDR15V  
CPU\_VDDR = CPU\_VDDR12

VLDT\_A = VCC12\_HT  
VLDT\_B = HT12B

M2CPU


AM2RM/PP/BU/PB[12KRC-04K812-11R]




GIGABYTE™			
Title CPU HYPER TRANSPORT			
Size Custom	Document Number GA-MA785GMT-UD2H	Rev 3.3	
Date: Monday, April 19, 2010	Sheet 4	of 35	










H22 Missing pins on package and socket used for mechanical keying. =>AM3










**BOTTOM SIDE**











Title: **DDR III CHANNEL B**

Size: **GA-MA785GMT-UD2H**

Doc Number: **3.3**

Date: **Monday, April 18, 2010**

Sheet: **9** of **35**




L0\_CADIN\_L[0..15] < L0\_CADIN\_L[0..15] 4


L0\_CADIN\_H[0..15] < L0\_CADIN\_H[0..15] 4

L0\_CADOUT\_L[0..15] < L0\_CADOUT\_L[0..15] 4

L0\_CADOUT\_H[0..15] < L0\_CADOUT\_H[0..15] 4




HT Link Stitching Caps




**GIGABYTE**™

Title <b>RS880 HT-LINK I/F</b>		
Size B	Document Number <b>GA-MA785GMT-UD2H</b>	Rev <b>3.3</b>
Date: Monday, April 19, 2010	Sheet 10	of 35


EXP\_A\_RXP[0..15] >> EXP\_A\_RXP[0..15] 20  
EXP\_A\_RXN[0..15] >> EXP\_A\_RXN[0..15] 20  
EXP\_A\_TXP[0..15] >> EXP\_A\_TXP[0..15] 20  
EXP\_A\_TXN[0..15] >> EXP\_A\_TXN[0..15] 20







Please use 1mm pad size,  
place all ELT test pads  
on bottom side only



RS740/RX780/RS780 POWER DIFFERENCE TABLE


PIN NAME	RS740	RX780	RS780	PIN NAME	RS740	RX780	RS780
VDDHT	NC	+1.1V	+1.1V	IOPLLVD	+1.2V	NC	+1.1V
VDDHTRX	NC	+1.1V	+1.1V	AVDD	+3.3V	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	+1.2V	AVDDDI	+1.8V	NC	+1.8V
VDDA18PCIE	NC	+1.8V	+1.8V	AVDDQ	+1.8V	NC	+1.8V
VDD18	+1.8V	+1.8V	+1.8V	PLLVD	+1.2V	NC	+1.1V
VDD18_MEM	NC	NC	+1.8V	PLLVD18	+1.8V	NC	+1.8V
VDDPCIE	+1.2V	+1.1V	+1.1V	VDDA18PCIEPLL	+1.2V	+1.8V	+1.8V
VDDC	+1.2V	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V	+1.8V
VDD_MEM	+1.8V	NC	+1.8V(DDR2) +1.5V(DDR3)	VDDLTP18	+1.8V	NC	+1.8V
VDD33	+3.3V	NC	+3.3V	VDDLTP18	+1.8V	NC	+1.8V
IOPLLVD18	+1.8V	NC	+1.8V	VDDLTP18	+1.8V	NC	+1.8V

GIGABYTE™

RS880 POWER & GND

Size	Document Number	Rev
Custom	GA-MA785GMT-UD2H	3.3
Date:	Monday, April 19, 2010	Sheet 14 of 35





- 1- PLACE ALL THE SERIES TERMINATION RESISTORS AS CLOSE TO U800 AS POSSIBLE
- 2- ROUTE ALL SRCCLKTx AND SRCCLKCx AS DIFFERENT PAIR RULE
- 3- PUT DECOUPLING CAPS CLOSE TO U800 POWER PIN




Place R800/801 less than 500 mils away from U800  
R851 less than 100 mils away from R800/801  
route CPU clock as 100ohm differential pair

NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780	
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF	
HT_REFCLKN	NC	100M DIFF	100M DIFF	
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)	100M DIFF
REFCLK_N	NC	NC	vref	100M DIFF
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF	100M DIFF
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)	
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF	

\* the GFX\_REFCLK input is required for all cases



Parallel Resonance Crystal


watch dog --  
RESTORE# 接 RESET

	OSC_14M_NB
RS740	3.3V 33R serial
RX780	1.8V 82.5R/130R
RS780 (Single-ended)	1.1V 158R/90.9R

REF0/SEL_HTT66	HTT CLOCK
0	100.00 DIFFERENTIAL
1	66.66 SINGLE END

REF1/SEL_SATA	SRC6/SATA
0	100.00 DIFFERENTIAL SPREADING SRC CLOCK
1	100.00 NON-SPREADING DIFFERENTIAL SATA CLOCK

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.





GIGABYTE™

File	ICS9LPRS477		
Size	Document Number	GA-MA785GMT-UD2H	Rev 3.3
Date:	Monday, April 19, 2010	Sheet 15	of 35



A diagram of a square with a vertical axis labeled  $SB_{HS}$  and a horizontal axis labeled  $SB_{HL}$ . The vertical axis is on the left, and the horizontal axis is at the bottom. The square is drawn with blue lines. There are small circles at the top-left and bottom-right corners of the square.

SB\_HS[12SP2-030030-51R\_12SP2-030030-52R\_12SP2-030030-53R]







**NOT ADD ICT FOR RTCVDD PIN**

**GIGABYTE**


Title	<b>ATI SB710 PCIE/PCI/CPU/LPC</b>
-------	-----------------------------------

Size	Document Number	Rev
Custom	<b>GA-MA785GMT-UD2H</b>	<b>3.3</b>
Date:	Monday, April 19, 2010	Sheet 16 of 35



USB11 FRONT PANEL  
USB10 FRONT PANEL  
USB9 FRONT PANEL  
USB8 FRONT PANEL  
USB7 FRONT PANEL  
USB6 FRONT PANEL  
USB5 FRONT PANEL  
USB4 FRONT PANEL  
USB3 REAR PANEL  
USB2 REAR PANEL  
USB1 REAR PANEL


either HWM inputs or PWR\_GD signals can be used for power-up sequencer












IMC\_GPIO17 IMC\_GPIO16


ROM TYPE:

H, H = Reserved  
H, L = SPI ROM DEFAULT  
L, H = LPC ROM  
L, L = FWB ROM





































## FRONT SIDE USB1




## FRONT SIDE USB2




## FRONT SIDE USB3





Can Support Amp Out

#### INTEL FRONT AUDIO





#### AZALIA CODEC

#### ALC892/ALC889A/ Colay








	ALC892	ALC889A
CR16	X	O
CR24	X	O
CR25	X	O
CBC42	10uF/X5R	X
CR2	20K/1%	20K/0.1%
CR9	O	X
CR10	X	O
CBC10/CBC11/CBC12/ CBC13/CBC44/CBC45	4.7uF /X5R	4.7uF /X5R
CR4/CR8/CR18/CR23/ CR11/CR12/CR28/CR29/ CR49/CR50/CR43/CR44/ CR45/CR48/CR59/CR60	75 ohm	75 ohm

**GIGABYTE**

Title	ALC889A CODEC	
Size	Document Number	Rev
Custom	GA-MA785GMT-UD2H	3.3
Date:	Monday, April 19, 2010	Sheet 26 of 35




CR27 0.01u/6/X7R/50V/K





Title			
<b>AUDIO JACK</b>			
Size	Document Number	Rev	
Custom	<b>GA-MA785GMT-UD2H</b>	<b>3.3</b>	
Date:	Monday, April 19, 2010	Sheet	26 of 35







## Hardware Monitor circuits




### SYSTEM FAN





### NB FAN



### CPU FAN









### KB & USB







**GIGABYTE**

Title			FAN/HWMO KB/USB
Size	Document Number	Rev	3.3
Customer	GA-MA785GMT-UD2H		
Date:	Monday, April 19, 2010	Sheet	28 of 35




For Seasonic 900W  
Power supply  
cant Boot issue







# EUP




Function Selection. Strapped by VSB  
Strapped to high :  
DeepS5\_Sel = 1:  
System will enter the deep S5 state after 6 sec  
delays when AC power on.  
Strapped to low : (Default)  
DeepS5\_Sel = 0:  
System will not enter the deep S5 state when AC  
power on. System is in normal ACPI S5 state.





PWOK > NB\_PWRGD / SB\_PWRGD







NB_VCC_OV1	NB_VCC_OV2	NB_VCC
L	X	1.20V
X	L	1.30V
L	L	1.40V





VCC_SB_OV1	VCC_SB_OV2	VCC_SB
L	X	1.30V
X	L	1.40V
L	L	1.50V






## 3VDUAL



VDD_MEM_OV1	VDD_MEM_OV2	VDD_MEM
L	X	1.60V
X	L	1.70V
L	L	1.80V




DDR18V_OV1	DDR18V_OV2	DDR18V_OV3	DDR18V_OV4	DDR15V
X	X	X	X	1.65V
L	L	X	X	1.70V
L	L	X	X	1.75V
X	X	L	X	1.80V
L	X	L	X	1.85V
X	L	L	X	1.90V
L	L	L	X	1.95V

DDR18V_OV1	DDR18V_OV2	DDR18V_OV3	DDR18V_OV4	DDR15V
X	X	X	L	2.00V
L	X	X	L	2.05V
X	L	X	L	2.10V
L	L	X	L	2.15V
X	X	L	L	2.20V
L	X	L	L	2.25V
X	L	L	L	2.30V
L	L	L	L	2.35V

# PCIE-1G LAN


LR33:0/6 DISABLE SWITCHING REG

LR16:  
RTL8101E-->2K/4/1  
RTL8111C/8102E-->2.49K/4/1




# USB LAN CONNECTOR


RTL8101E:LR38/LC5/LR43/LC6-->O  
RTL8102E:LC5/LC6-->O  
RTL8111C:LC6-->O



# 3VDUAL



# USB LAN



Title <b>REALTK RTL8111C/8101E</b>		
Size Custom	Document Number <b>GA-MA785GMT-UD2H</b>	Rev <b>3.3</b>
Date Monday, April 19, 2010	Sheet 34	of 35

